DISABLING UNUSED/INACTIVE RESOURCES IN PROGRAMMABLE LOGIC DEVICES FOR STATIC POWER REDUCTION

Tim Tuan

Kameswara K. Rao

Robert O. Conn

FIELD OF THE INVENTION

[0001] The present invention relates to the disabling of unused and/or inactive blocks in a programmable logic device to achieve lower static power consumption.

RELATED ART

[0002] Technology scaling of transistor geometry has resulted in a rapid increase of static power consumption in semiconductor devices. At the current rate of increase, static power consumption will become the dominant source of power consumption in the near future. In many applications, such as those powered by batteries, low static power consumption is a property of great importance, for example, due to the desirability of a long battery life.

[0003] Programmable logic devices (PLDs), such as field programmable gate arrays (FPGAs), have a significantly higher static power consumption than dedicated logic devices, such as standard-cell application specific integrated circuits (ASICs). A reason for this high static power consumption is that for any given design, a PLD only uses a subset of the available resources. The unused resources are necessary for providing greater mapping flexibility to the PLD. However, these unused resources still consume static power in the form of leakage current. Consequently, PLDs are generally not used in applications where low static power is required.

[0004] It would therefore be desirable to have a PLD having a reduced static power consumption.

EV000378628US

1

SUMMARY

[0005] In accordance with one embodiment of the present invention, unused and/or inactive resources in a PLD are disabled to achieve lower static power consumption.

[0006] One embodiment of the present invention provides a method of operating a PLD, which includes the steps of enabling the resources of the PLD that are used in a particular circuit design, and disabling the resources of the PLD that are unused or inactive. The step of disabling can include de-coupling the unused or inactive resources from one or more power supply terminals. Alternately, the step of disabling can include regulating (e.g., reducing) a supply voltage applied to the unused or inactive resources.

[0007] In accordance with one embodiment, the step of disabling can be performed in response to configuration data bits stored by the PLD. These configuration data bits can be determined during the design of the circuit to be implemented by the PLD. That is, during the design, the design software is able to identify unused resources of the PLD, and select the configuration data bits to disable these unused resources.

[0008] The step of disabling can also be performed in response to user-controlled signals. These user-controlled signals can be generated in response to observable operating conditions of the PLD. For example, if certain resources of the operating PLD are inactive for a predetermined time period, then the user-controlled signals may be activated, thereby causing the inactive resources to be disabled.

[0009] In accordance with another embodiment, a PLD includes a first voltage supply terminal that receives a first supply voltage, a plurality of programmable logic blocks, and a plurality of switch elements, wherein each switch element is coupled between one of the programmable logic blocks and the first voltage supply terminal. A control circuit coupled to the switch elements provides a plurality of control signals that selectively enable or disable the switch elements. The control circuit can be controlled by a plurality of configuration data values stored by the PLD and/or a plurality

of user-controlled signals. In an alternate embodiment, each of the switch elements can be replaced by a switching regulator.

[0010] The present invention will be more fully understood in view of the following description and drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] Fig. 1 is a flow diagram illustrating a conventional design flow used for PLDs.

[0012] Fig. 2 is a flow diagram illustrating a design flow for a PLD in accordance with one embodiment of the present invention.

[0013] Fig. 3 is a block diagram of a conventional PLD having four blocks, which are all powered by the same off-chip V_{nn} voltage supply.

[0014] Fig. 4 is a block diagram of a PLD that implements power-gating switch elements in accordance with one embodiment of the present invention.

[0015] Fig. 5 is a block diagram of a PLD that implements switching regulators in accordance with one embodiment of the present invention.

DETAILED DESCRIPTION

[0016] In accordance with one embodiment of the present invention, unused and inactive resources in a programmable logic device (PLD), such as a field programmable gate array (FPGA), are disabled to achieve lower static power consumption. The present invention includes both an enabling software flow and an enabling hardware architecture, which are described in more detail below. Unused resources of the PLD can be disabled when designing a particular circuit to be implemented by the PLD (hereinafter referred to as "design time"). In addition, resources of the PLD that are temporarily inactive can be disabled during operation of the PLD (hereinafter referred to as "run time").

Fig. 1 is a flow diagram 100 illustrating a [0017] conventional design flow used for PLDs. Initially, a user designs a circuit to be implemented by the PLD (Step 101). This user design is described in a high-level specification, such as Verilog or VHDL. The high-level specification is first synthesized to basic logic cells available on the PLD (Step 102). A place and route process then assigns every logic cell and wire in the design to some physical resource in the PLD (Step 103). The design is then converted into a configuration bit stream, in a manner known to those of ordinary skill in the art (Step 104). The configuration bit stream is then used to configure the device by setting various on-chip configuration memory cells (Step 105). While modern design flows may be much more complex, they all involve the basic steps defined by flow diagram 100.

[0018] In accordance with the present invention, unused resources of the PLD are identified during the design time, following the place and route process (Step 103). These unused resources are then selectively disabled during the design time. As described below, there are several ways to disable the unused resources. By selectively disabling the unused resources at design time, significant static power reduction may be achieved with no performance penalty.

[0019] Fig. 2 is a flow diagram 200 illustrating a design flow in accordance with one embodiment of the present invention. Similar steps in flow diagrams 100 and 200 are labeled with similar reference numbers. Thus, flow diagram 200 includes Steps 101-105 of flow diagram 100, which are described above. In addition, flow diagram 200 includes the step of disabling unused resources in the PLD (Step 201). This step of disabling unused resources is performed after the place and route process has been completed in Step 103, and before the configuration bit stream is generated in Step 104. As described in more detail below, the unused resources are disabled by disabling predetermined programmable logic blocks of the PLD.

obtained by disabling temporarily inactive resources of the configured PLD during run time. Often, the entire design or parts of the design are temporarily inactive for some period of time. If the inactive period is sufficiently long, it is worthwhile to disable the inactive resources to reduce static power consumption. In a preferred embodiment, the decision of when to disable a temporarily inactive resource is made by the designer. In this embodiment, the user logic is provided access to a disabling mechanism, which enables the inactive resources to be disabled dynamically.

There are a number of techniques to disable resources in a PLD. In accordance with one embodiment, the PLD is logically subdivided into a plurality of separate programmable logic blocks. As described below, each programmable logic block may comprise one or more of the resources available on the programmable logic device. Switch elements are used to couple each of the programmable logic blocks to one or more associated voltage supply terminals (e.g., V_{DD} or ground). switch elements are controlled to perform a power-gating function, wherein unused and/or inactive programmable logic blocks are disabled (e.g., prevented from receiving power or receiving a reduced power). Preferably, only one of the voltage supply terminals (V_{DD} or ground) is power-gated, thereby reducing the speed and area penalties associated with the switch elements. When the switch elements are controlled to de-couple the associated programmable logic blocks from the associated supply voltage, these programmable logic blocks are effectively disabled, thereby dramatically reducing the static power consumption of these blocks.

[0022] Fig. 3 is a block diagram of a conventional PLD 300 having four programmable logic blocks 301-304, which are all powered by the same off-chip $V_{\rm DD}$ voltage supply 305. Note that all four programmable logic blocks 301-304 are coupled to receive the $V_{\rm DD}$ supply voltage during normal operating conditions, even if some of these blocks are not used in the circuit design.

[0023] Fig. 4 is a block diagram of a PLD 400 in accordance with one embodiment of the present invention. Similar elements in Figs. 3 and 4 are labeled with similar reference numbers. Thus, PLD 400 includes programmable logic blocks 301-304 and $V_{\rm pp}$ voltage supply 305. In addition, PLD 400 includes switch elements 401-408, and control circuit 409. In the described embodiment, switch elements 401-404 are implemented by PMOS power-gating transistors 451-454, respectively, and switch elements 405-408 are implemented by NMOS power-gating transistors 455-458, respectively. In other embodiments, switch elements 401-408 may be any switch known to those ordinarily skilled in the art. Control circuit 409 is implemented by inverters 411-414, NOR gates 421-424, configuration memory cells 431-434, and user logic input terminals 441-444.

[0024] NOR gates 421-424 and inverters 411-414 are configured to generate power-gating control signals SLEEP₁-SLEEP₄ and SLEEP[#]₁-SLEEP[#]₄ in response to the configuration data values CD₁-CD₄ stored in configuration memory cells 431-434, respectively, and the user control signals UC₁-UC₄ provided on user logic input terminals 441-444, respectively.

[0025] For example, NOR gate 421 is coupled to receive configuration data value CD₁ from configuration memory cell 431 and user control signal UC₁ from user logic input terminal 441. If either the configuration data value CD₁ or the user control signal UC₁ is activated to a logic high state, then NOR gate 421 provides an output signal (SLEEP#₁) having a logic "O" state. In response, inverter 411, which is coupled to the output terminal of NOR gate 421, provides an output signal (SLEEP₁) having a logic "1" state.

[0026] The SLEEP, signal is applied to the gate of PMOS power-gating transistor 451, which is coupled between block 301 and the V_{pp} voltage supply terminal. The SLEEP#, signal is applied to the gate of NMOS power-gating transistor 455, which is coupled between block 301 and the ground voltage supply terminal. The logic "0" state of the SLEEP#, signal causes NMOS power-gating transistor 455 to turn off, thereby de-

coupling block 301 from the ground supply voltage terminal. Similarly, the logic "1" state of the SLEEP, signal causes PMOS power-gating transistor 451 to turn off, thereby de-coupling block 301 from the V_{no} supply voltage terminal. De-coupling block 301 from the V_{no} and ground supply voltage terminals effectively disables block 301, thereby minimizing the static leakage current in this block.

[0027] If both the configuration data value CD, and the user control signal UC, are de-activated to a logic low state, then NOR gate 421 provides a SLEEP#, signal having a logic "1" state, and inverter 411 provides a SLEEP, signal having a logic "0" state. The logic "1" state of the SLEEP#, signal causes NMOS power-gating transistor 455 to turn on, thereby coupling block 301 to the ground supply voltage terminal. Similarly, the logic "0" state of the SLEEP, signal causes PMOS power-gating transistor 451 to turn on, thereby coupling block 301 to the $V_{\rm DD}$ supply voltage terminal. Coupling block 301 to the $V_{\rm DD}$ and ground supply voltage terminals effectively enables block 301.

[0028] Programmable logic block 302 may be enabled and disabled in response to configuration data value CD, and user control signal UC, in the same manner as block 301. Similarly, programmable logic block 303 may be enabled and disabled in response to configuration data value CD, and user control signal UC, in the same manner as block 301. Programmable logic block 304 may be enabled and disabled in response to configuration data value CD, and user control signal UC, in the same manner as block 301.

[0029] As described above, when a programmable logic block is used and active, the associated power-gating transistors are turned on. Conversely, when a programmable logic block is unused or inactive, the associated power gating transistors are turned off. The SLEEP,-SLEEP, and SLEEP,-SLEEP, signals can be controlled by the configuration data values CD,-CD, stored by configuration memory cells 431-434, which are best suited for disabling the associated blocks at design time. If a block is not disabled at design time, this block can be disabled at run

time by the user control signals UC_1-UC_4 , which may be generated by the user logic, or by other means.

[0030] In accordance with another embodiment of the present invention, some blocks have multiple supply voltages. In this case all of the supply rails should be power-gated to achieve maximum power reduction. In accordance with another embodiment, only one switch element may be associated with each block. That is, the blocks are power-gated by de-coupling the block from only one power supply terminal, and not both the $V_{\scriptscriptstyle DD}$ and ground supply voltage terminals, thereby conserving layout area .

[0031] The granularity of the power-gated programmable logic blocks can range from arbitrarily small circuits to significant portions of the PLD. The decision concerning the size of each programmable logic block is made by determining the desired trade-off between power savings, layout area overhead of the switch elements and the control circuit, and speed penalty. In a FPGA, each programmable logic block may be selected to include one or more configuration logic blocks (CLBs), input/output blocks (IOBs), and/or other resources of the FPGA (such as block RAM, processors, multipliers, adders, transceivers).

[0032] Another way to disable a programmable logic block is by scaling down the local supply voltage to the block as low as possible, which dramatically reduces the static power consumption of the block. To scale down the local supply voltage in this manner, each independently controlled programmable logic block is powered by a separate switching regulator.

[0033] Fig. 5 is a block diagram of a PLD 500 that implements switching regulators in accordance with one embodiment of the present invention. Similar elements in Figs. 3 and 5 are labeled with similar reference numbers. Thus, PLD 500 includes programmable logic blocks 301-304 and V_{pp} voltage supply 305. In addition, PLD 500 includes switching regulators 501-504, which are coupled between blocks 301-304, respectively, and V_{pp} voltage supply 305. Switching regulators

501-504 are controlled by control circuits 511-514, respectively. In the described embodiment, switching regulators 501-504 reside on the same chip as blocks 301-304. However, in other embodiments, these switching regulators can be located external to the chip containing blocks 301-304. Switching regulators 501-504 can be programmably tuned to provide the desired supply voltages to the associated programmable logic blocks 301-304. For example, switching regulator 501 can provide a full V_{∞} supply voltage to programmable logic block 301 when this block is used and active. However, switching regulator 501 can further be controlled to provide a reduced voltage (e.g., some percentage of the V_{m} supply voltage) to programmable logic block 301 when this block is unused or inactive. This reduced voltage may be predetermined (by design or via testing) depending on the desired circuit behavior. For example, this reduced voltage may be the minimum voltage required to maintain the state of the associated blocks. The static power consumption of block 301 is significantly reduced when the supplied voltage is reduced in this manner.

Switching regulators 501-504 are controlled in [0034] response to the configuration data values C₁-C₄ stored in configuration memory cells 511-514, respectively, and the user control signals U,-U, provided on user control terminals 521-524, respectively. A configuration data value (e.g., C.) having an activated state will cause the associated switching regulator (e.g., switching regulator 501) to provide a reduced voltage to the associated programmable logic block (e.g., block 301). Similarly, a user control signal (e.g., U,) having an activated state will cause the associated switching regulator (e.g., switching regulator 502) to provide a reduced voltage to the associated programmable logic block (e.g., block 502). A configuration data value (e.g., C,) and an associated user control signal (e.g., U,) both having have deactivated states will cause the associated switching regulator (e.g., switching, regulator 503) to provide the full V_{mp} supply voltage to the associated programmable logic block (e.g., block 503).

[0035] In accordance with one embodiment, configuration data values C₁-C₄ may be selected at design time, such that reduced voltages are subsequently applied to unused blocks during run time. User control signals U₁-U₄ may be selected during run time, such that reduced voltages are dynamically applied to inactive blocks at run time. Techniques for distributing multiple programmable down-converted voltages using on-chip switching voltage regulators are described in more detail in U.S. Patent Application Serial No. 10/606,619, "Integrated Circuit with High-Voltage, Low-Current Power Supply Distribution and Methods of Using the Same" by Bernard J. New, et al., which is hereby incorporated by reference.

[0036] In the embodiment of Fig. 5, the granularity of the voltage scaled programmable logic blocks 301-304 should be fairly large because the overhead associated with switching regulators 501-504 is significant. In an FPGA, each programmable logic block 301-304 would most likely be divided into several clusters of configuration logic blocks (CLBs). The exact size of each programmable logic block may be determined by the desired trade-off among power savings, layout area overhead of the switching regulators, and the speed penalty.

[0037] Although the invention has been described in connection with several embodiments, it is understood that this invention is not limited to the embodiments disclosed, but is capable of various modifications, which would be apparent to a person skilled in the art. For example, although the described embodiments included four programmable logic blocks, it is understood that other numbers of blocks can be used in other embodiments. Thus, the invention is limited only by the following claims.